

Abstract of the Disclosure:

A quasi-vertical semiconductor component in which, by variation of the layout, the process or the wiring of inner cells, a compensation for a voltage drop along a buried layer
5 is provided in order thus to ensure a similar operating point of the individual inner cells in the well. Therefore, the disadvantages brought about by a voltage drop in the buried layer are ultimately overcome.

REL/nt